

Laduree 15.6" Intel Crescent Bay UMA/DIS Co-lay Schematic

Broadwell-U 15W TDP
nVidia N16S-GM 16W

REV:1

2015-02-13

Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

UMA

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size
A4

Document Number

Laduree-BDW 15.6"

Rev
1


Date: Friday, February 13, 2015

Sheet 1 of 102

Laduree 15.6" Block Diagram

Project code : 4PD048010001
PCB P/N : 14257
Revision : SA

CHARGER	
HPA02224RGRR	44
INPUTS	OUTPUTS
AD+ BT+	DCBATOUT
SYSTEM DC/DC	
TPS51225RUKR-GP	45
INPUTS	OUTPUTS
DCBATOUT	5V_AUX_S5 3D3V_AUX_S5 5V_S5 3D3V_S5
CPU DC/DC	
TPS51624RSMR	46,47
INPUTS	OUTPUTS
DCBATOUT	CPU_CORE
SYSTEM DC/DC	
RT8068AZQWID	51
INPUTS	OUTPUTS
DCBATOUT	1D5V_S0
SYSTEM DC/DC	
TPS51716RUKR	48
INPUTS	OUTPUTS
DCBATOUT	1D05V_LAN
SYSTEM DC/DC	
TPS51716RUKR	49
INPUTS	OUTPUTS
DCBATOUT	1D35V_PWR
VGA	
RT8179CGQW	80,81
INPUTS	OUTPUTS
DCBATOUT	VGA_CORE
VGA	
RT8068AZQWID	82
INPUTS	OUTPUTS
DCBATOUT	1D8V 0D95V
PCB LAYER	
L1: TOP	L5: GND/PWR
L2: GND	L6: BOTTOM
L3: Signal	L4: Signal



Vinafix.com

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose UMA Application without get Wistron permission.

緯創資通 Wistron Corporation	
21F, 8th, Sec.1, Hsin-Tai Wu Rd., Hsichai, Taipei Hsien 221, Taiwan, R.O.C.	
Block Diagram	
Title	Rev
Size	Document Number
Customer	Laduree-BDW 15.6"
Date	Friday, January 30, 2015
Sheet	2 of 102

SSID = CPU

D

C

B

A

Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
UMA application without get Wistron permission

緯創資通

Wistron Corporation


21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (Reserved)

Size A4	Document Number Laduree-BDW 15.6"	Rev 1
------------	--------------------------------------	----------


SSID = CPU



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose UMA application without get Wistron permission

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
CPU (THERMAL/CLOCK/PM)			
Size	Document Number	Rev	
A4	Laduree-BDW 15.6"	1	
Date:	Thursday, February 12, 2015	Sheet	4 of 102

SSID = CPU



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (DDR)

Size A3

Document Number

Rev 1


Date: Thursday, February 12, 2015

Sheet 5 of 102

Laduree-BDW 15.6"

1

SSID = CPU



7.4

Reserved or Unused Signals


The following are the general types of reserved (RSVD) signals and connection guidelines:

- RSVD – these signals should not be connected
- RSVD_TP – these signals should be routed to a test point
- RSVD_NCTF – these signals are non-critical to function and may be left unconnected

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified)	Default Value	✓
CFG0		Connect a series 1 kΩ resistor on the critical CFG[0] trace in a manner which does not introduce any stubs to CFG[0] trace. Route as needed from the opposite side of this series isolation resistor to the debug port. ITP will drive the net to GND.		
CFG[0]				

PHYSICAL_DEBUG_ENABLED (DFX PRIVACY)	
CFG[3]	0 : ENABLED SET DFX ENABLED BIT IN DEBUG INTERFACE MSR 1 : DISABLED







DISPLAY PORT PRESENCE STRAP	
CFG[4]	0 : ENABLED AN EXTERNAL DISPLAY PORT DEVICE IS CONNECTED TO THE EMBEDDED DISPLAY PORT 1 : DISABLED NO PHYSICAL DISPLAY PORT ATTACHED TO EMBEDDED DISPLAY PORT



NO SVID PROTOCOL CAPABLE VR CONNECTED
0: NO VR SUPPORTING SVID IS PRESENT. THE CHIP WILL NOT GENERATE (OR RESPOND TO) SVID ACTIVITY
1: VRS SUPPORTING SVID PROTOCOL ARE PRESENT

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose
UMA application without get Wistron permission

SSID = CPU



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

UMA²


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CPU (VCC CORE)			
Size A3	Document Number		Rev
	Laduree-BDW 15.6"		1
Date:	Thursday, February 12, 2015	Sheet 7 of	102

SSID = CPU


HDMI

54 HDMI_DATA_CPU_N2
54 HDMI_DATA_CPU_P2
54 HDMI_DATA_CPU_N1
54 HDMI_DATA_CPU_P1
54 HDMI_DATA_CPU_N0
54 HDMI_DATA_CPU_P0
54 HDMI_DATA_CPU_N3
54 HDMI_DATA_CPU_P3



C45 eDP_TX_CPU_N0 55
B46 eDP_TX_CPU_P0 55
A47 eDP_TX_CPU_N1 55
B47 eDP_TX_CPU_P1 55
C47 eDP_TX_CPU_N2 52
C46 eDP_TX_CPU_P2 52
A49 eDP_TX_CPU_N3 52
B49 eDP_TX_CPU_P3 52

eDP



Layout Note:

Design Guideline:
EDP_COMP keep routing length max 100 mils.
Trace Width:20 mils.

Signal	Trace Width	Isolation Spacing	Resistor Value	Length
eDP_RCOMP	20 mils	25 mils	24.9 Ω \pm 1%	Max = 100 mils

Bit Rate	Supports (in # of lanes)	Peak Bandwidth
1.62 Gb/s	4	4 x 162 MB/s = 648 MB/s
5.4 Gb/s	4	4 x 540 MB/s = 2160 MB/s
2.7 Gb/s	4	4 x 270 MB/s = 1080 MB/s

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (DDI/EDP)

Size A4

Document Number


Rev 1

Date: Thursday, February 12, 2015

Sheet 8 of 102

Laduree-BDW 15.6"

SSID = CPU








Layout Note:

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title CPU (VSS)		
Size A4	Document Number Laduree-BDW 15.6"	Rev 1
Date: Thursday, February 12, 2015		Sheet 9 of 102

SSID = MCP





Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
UMA application without get Wistron permission

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title CPU (Power CAP1)		
Size A4	Document Number Laduree-BDW 15.6"	Rev 1
Date Friday, January 30, 2015	Sheet 10	of 102

擺放電容的位置請參考Page 21
每個位置如下


MAX: 1.92A



20141204 SE - Ita change back

C1116 放置 pin AC9, AA9

MAX: 3.51A
















Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
CPU (Power CAP2)		
Size	Document Number	Rev
A3	Laduree-BDW 15.6"	1
Date:	Friday, January 30, 2015	Sheet 11 of 102



SSID = MEMORY




Note:
If SA0 DIM0 = 0, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0x40
SO-DIMMA TS Address is 0x30

If SA0 DIM0 = 1, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0x42
SO-DIMMA TS Address is 0x32

SODIMM Memory Connectivity and Topology
ODT Signal Connectivity and Support
For DDR3L SODIMM designs, Intel recommends ODT signals not to be routed between CPU and DIMM on platform, leave ODT at CPU as no-connect (open), and tie DIMM ODT to VDDQ through FET and resistor. The reason for this additional ODT-control circuitry on the platform is to save power dissipation by turning off VDDQ to VTT path during low power states, as ODT signal is terminated to VTT through RTT on SODIMM. The ODT value for DDR3L SODIMM 1-DPC platform will be encoded in the write command and use RTT_NOM = Off and RTT_WR = (60,120) Ohm.
• CPU ODT output would be NOCON
• SODIMM ODT input should be tied to VDDQ through a FET and a resistor to support low power states.




SSID = MEMORY




Note:
SO-DIMMB SPD Address is 0xA4
SO-DIMMB TS Address is 0x34


SO-DIMMB is placed farther from the Processor than SO-DIMMA




Layout Note:
Place these Caps near
SO-DIMMB.



Place these caps
close to VTT1 and
VTT2.




Close DIMM2 VREF_CA pin




VREF circuit -M1 (Voltage Driver Network) & M3 (Driven by Processor) Implementation

Driven by process (PIN#AR51)



Driven by process (PIN#AP51)




Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

UMA

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
M1 & M3 Implementation			
Size	Document Number		Rev
A3	Laduree-BDW 15.6"		1
Date:	Thursday, February 12, 2015		Sheet 14 of 102

SSID = CPU



Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title CPU(EDP SIDE BAND/GPIO/DDI)		
Size A4	Document Number Laduree-BDW 15.6"	Rev 1
Date: Thursday, February 12, 2015	Sheet 15 of 102	

SSID = PCH

73 PCIE_RXN[5..8] >>>
73 PCIE_RXP[5..8] >>>

>>> PCIE_TXP[5..8] 73
>>> PCIE_TXN[5..8] 73



dGPU



LAN

WLAN

Cardreader



Layout Note:

1. PCIE_RCOMP/ PCIE_IREF trace width=12-15mil
2. Isolation Spacing: 12mil
3. Total trace length<500mil

Signal	Trace Width	Isolation Spacing	Resistor Value	Length
PCIE_RCOMP	4 mils min (breakout) 12-15 mils (trace) Note: Must maintain low DC resistance routing (<0.2 ohm).	At least 12 mils to any adjacent high speed I/O.	3k ohm ±1% pulled to VCCUSB3PLL.	Max total = 500 mils
PCIE_IREF	4 mils min (breakout) 12-15 mils (trace) Note: Must maintain low DC resistance routing (<0.2 ohm).	At least 12 mils to any adjacent high speed I/O.	No resistor. Must connect directly to VCCUSB3PLL.	Max total = 500 mils

CPU1K


11 OF 19

BROADWELL

PCIE

USB

BROADWELL-1-GP



USB Table

Pair	Device
0	USB3.0 Port 1(CHG)
1	USB3.0 Port 2
2	USB2.0 Port 1(IO BD)
3	WLAN(Bluetooth)
4	N/A
5	N/A(Touch screen)
6	CCD
7	Sensor Hub

USB3.0 (CHG)

USB3.0

Layout Note:

1. USB_COMP using 50 ohm single-ended impedance
2. Isolation Spacing :15mil
3. Total trace length<500mil

USBRBIAS/USBRBIAS# Connection Guidelines

- Short the USBRBIAS and the USBRBIAS# pins at the package and then route on the top layer to one end of a 22.6 Ω ±1% resistor to ground (see Figure 15-2).
- Route signal using 50 ohm single-ended impedance and 500 mils (12.7-mm) max trace length and no longer than 450 mils to resistor.
- Avoid routing next to clock pins or under stitching capacitors. Recommended minimum spacing to other signal traces is 15 mils (0.381 mm).

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

UMA

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (PCI/USB)

Size

Document Number

Laduree-BDW 15.6"

Rev

1

Date: Thursday, February 12, 2015









Sheet 16 of 102

SSID = CPU

Bit	Description
31:3	Reserved
2	<p>WAKE# Pin Deep Sx Enable (WAKE_PIN__DSX_EN) - R/W. When this bit is '1' the PCI Express WAKE# pin is monitored while in Deep Sx, supporting wake from Deep Sx due to assertion of this pin. In this case the platform must externally pull-up the pin to the DSW (instead of pulling-up to the SUS as historically been the case). When this bit is '0':</p> <ul style="list-style-type: none"> Deep Sx configurations: The PCH internal pull-down on the WAKE# pin is enabled in Deep Sx and during G3 exit and the pin is not monitored during this time. Deep Sx disabled configurations: The PCH internal pull-down on the WAKE# pin is never enabled. <p>NOTE: Deep Sx disabled configuration must leave this bit at '0'.</p>

DSWODVREN - On Die DSW VR Enable	
HIGH	Enabled (DEFAULT)
LOW	Disabled

The diagram shows the internal circuit of the DSWODVREN pin. The pin is connected to a red line. This line passes through a green 'DY' label and a resistor R1718 (330K) to a 330K resistor R1717. The other end of R1717 is connected to a 3D3V_RTC_AUX pin, which is also connected to a 330K resistor R1718. The circuit is grounded.



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

UMA²

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Year	Country	Sample	Design	Findings
The Effect of Parental Involvement on Children's Academic Achievement	Harris, J. M.	1995	USA	N = 1,200	Longitudinal	Parental involvement positively impacts academic achievement.
The Role of Parental Involvement in Children's Social Development	Larson, R. W.	1990	USA	N = 1,000	Cross-sectional	Parental involvement influences children's social skills.
The Impact of Parental Involvement on Children's Emotional Well-being	Grolnick, M. S.	1998	USA	N = 800	Longitudinal	Parental involvement is linked to children's emotional health.
The Effect of Parental Involvement on Children's Cognitive Development	Harris, J. M.	1995	USA	N = 1,200	Longitudinal	Parental involvement positively impacts cognitive development.
The Role of Parental Involvement in Children's Physical Development	Larson, R. W.	1990	USA	N = 1,000	Cross-sectional	Parental involvement influences children's physical health.
The Impact of Parental Involvement on Children's Behavioral Development	Grolnick, M. S.	1998	USA	N = 800	Longitudinal	Parental involvement is linked to children's behavior.

CPU (DMI/FDI/PM)

Size

Document Number:






Laduree-BDW 15 6"

Rev

Date: Thursday, February 12, 2015


Sheet 17 of 102

SSID = CPU



DIMM1 / DIMM2 / Touchpad / XDP

EC / Thermal / GPU
EDP to LVDS / Sensor



Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

UMA[®]

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title	
-------	--

Size	Document Number	Rev
------	-----------------	-----

A3	Laduree-BDW 15 6"	1
----	-------------------	---

Date: Thursday, February 12, 2015 Sheet 18 of 102

SSID = CPU




UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CPU (RTC/LPC/SATA/HDA)			
Size	Document Number		Rev
A3		Laduree-BDW 15.6"	1
Date:	Thursday, February 12, 2015	Sheet 19 of	102


SSID = CPU



SSID = CPU

Notes:

1. Required only on external SUS.
2. Placeholder only. Does not need to be stuffed.
3. The following pins are not to be connected and be left floating. Test point is optional on these pins: AC20, Y20, K18, M20, V21.
4. Note that some decoupling capacitors are shared between more than 1 rail. Follow the "Place capacitors near balls" instructions above to ensure this sharing is optimized.
5. Capacitors should be placed less than 100 mils (2.54 mm) from the edge of package.
6. For description of (R)unway, and (E)dge decoupling capacitor placement, please refer to [Section 41.3, "Loop Inductance Reduction Decoupling" on page 532](#).



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

UMA[®]

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Year	Journal	Volume	Page
...

CPU (POWER1)

Size

Document Number

Laduree-BDW 15.6"



Rev

Date: Friday, February 06, 2015

Sheet 21 of

102


SSID = CPU




Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose UMA application without get Wistron permission

緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title CPU (RSVD)		
Size A4	Document Number Laduree-BDW 15.6"	Rev 1
Date: Friday, January 30, 2015	Sheet 22 of 102	

SSID = CPU




Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose UMA application without get Wistron permission

**Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

CPU (VSS)
Laduree-BDW 15.6"

Title	
Size A4	Document Number
Date: Friday, January 30, 2015	
Sheet 23	of 102




SSID = Flash.ROM

SPI FLASH ROM (8M byte) for PCH


SPI ROM Equal length need to less than 500mil

20150213 MV-1 Ita



Vinafix

SSID = RBAT No RTC battery for Macaron





UMA

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
Flash(KBC+PCH)/RTC			
Size A3	Document Number		Rev
	Laduree-BDW 15.6"		1
Date:	Friday, February 13, 2015	Sheet 25 of	102




Thermal sensor NCT 7718W






UMA

Combo-Jack (Headphone & MIC)



Speaker




UMA

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Audio Combo Jack / SPK Conn	
Size A3	Document Number Laduree-BDW 15.6"
Date: Thursday, February 12, 2015	Rev 1

EEPROM LED OPTION USE '00'
 => LED0 : ACT (Amber)
 => LED1 : LINK (White)
 (BOTH 10/100 & GIGA CHIP)
 (Power down => Kept high)






Layout:
 For RTL8111G(S)
 * Place C3021 to C3024 close to each VDD10 pin~3, 8,

C3032: close to Pin8
 C3025 close to Pin30
 C3026: close to Pin3
 C3031: close to Pin22




40 mils

C3008: close to Pin32
 C3007: close to Pin11 (RTL8111 only)
 C3009 and C3011 close pin23




Wistron Confidential document, Anyone can not
 Duplicate, Modify, Forward or any other purpose
 application without get Wistron permission

White LED for connectivity and Amber LED for activity located on RJ-45 connector ↗



RJ45 Connector



UMA

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Year	Journal	Volume	Page
Title	Author	Year	Journal	Volume	Page

(LAN+VGA) CONNECTOR

Size


Size	Document Number	Rev
------	-----------------	-----

A3	Laduree-BDW 15 6"	1
----	-------------------	---

Date: Friday, February 13, 2015


Sheet 31 of 102

Rev



UMA

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>RTS5237(CARD READER)</div>		
Size <div>A3</div>	Document Number <div>Laduree-BDW 15.6"</div>	Rev <div>1</div>
Date: Friday, January 30, 2015	Sheet 1	32 of 102



UMA

<div><div>緯創資通</div><div>Wistron Corporation <small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small></div></div>		
Title CARD Reader CONN		
Size A3	Document Number Laduree-BDW 15.6"	Rev 1
Date: Friday, January 30, 2015	Sheet 33 of	102








20150205 MV-1 Ita

16 USB30_RX_CPU_N1 <<>> R3401 1 2 0R0402-PAD USB3_RX1-
16 USB30_RX_CPU_P1 <<>> R3402 1 2 0R0402-PAD USB3_RX1+

35 USB_CHAR_PN0 <<>> 1 2 TR3402 2 3 USB2_0-
35 USB_CHAR_PP0 <<>> 4 3 TR3402 3 4 USB2_0+

16 USB30_TX_CPU_N1 <<>> C3401 SCD1U16V2KX-L-GP USB3_TX1- C R3405 1 2 0R0402-PAD USB3_TX1-
16 USB30_TX_CPU_P1 <<>> C3402 SCD1U16V2KX-L-GP USB3_TX1+ C R3406 1 2 0R0402-PAD USB3_TX1+

USB3.0 Charger Port






20150205 MV-1 Ita



16 USB30_RX_CPU_N2 <<>> R3407 1 2 0R0402-PAD USB3_RX2-
16 USB30_RX_CPU_P2 <<>> R3412 1 2 0R0402-PAD USB3_RX2+

16 USB_CPU_PN1 <<>> 1 2 TR3404 2 3 USB2_1-
16 USB_CPU_PP1 <<>> 4 3 TR3404 3 4 USB2_1+

16 USB30_TX_CPU_N2 <<>> C3404 SCD1U16V2KX-L-GP USB3_TX2- C R3408 1 2 0R0402-PAD USB3_TX2-
16 USB30_TX_CPU_P2 <<>> C3403 SCD1U16V2KX-L-GP USB3_TX2+ C R3409 1 2 0R0402-PAD USB3_TX2+



USB3.0 Port




USB 3.0 Connector Pin definition

1	POWER
2	USB 2.0 D-
3	USB 2.0 D+
4	GND
5	StdA_SSRX-
6	StdA_SSRX+
7	GND
8	StdA_SSTX-
9	StdA_SSTX+

UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

USB Charger



UMA

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB CHARGER

Size

Document Number




Rev

Laduree-BDW 15.6"

1

Date: Thursday, February 12, 2015

Sheet 35 of 102

[illegible]

5	4	3	2	1
D				D
C				C
B				B
A				A

Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
UMA application without get Wistron permission


<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
ADAPTER OCP / S3 reduction		
Size A4	Document Number	Rev 1
Date: Friday, January 30, 2015		Sheet 37 of 102


Laduree-BDW 15.6"

Power Sequence

Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

UMA

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title 1D05 M			
Size A3	Document Number Laduree-BDW 15.6"		Rev 1
Date: Friday, January 30, 2015	Sheet 39 of		102




Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
UMA application without get Wistron permission

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title		
Connected Standby1		
Size A4	Document Number Laduree-BDW 15.6"	Rev 1
Date: Friday, January 30, 2015	Sheet 40	of 102




5	4	3	2	1
D				D
C				C
B				B
A				A

Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
UMA application without get Wistron permission

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Connected Standby2		
Size A4	Document Number Laduree-BDW 15.6"	Rev 1
Date: Friday, January 30, 2015	Sheet 41	of 102



AC Present = White
Standby = White pulsing
Charging = Amber
*LED's are off if no AC jack plugged in




UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
DCIN JACK		
Size A4	Document Number	Rev
	Laduree-BDW 15.6"	1
Date: Thursday, February 12, 2015	Sheet 42 of 102	

Check Battery Pin Spec



Pin No. [Ⓢ]	Symbol [Ⓢ]	Comments [Ⓢ]
1,2 [Ⓢ]	GND [Ⓢ]	Batt-, Battery Negative Terminal [Ⓢ]
3 [Ⓢ]	B/I [Ⓢ]	Connected to GND. [Ⓢ]
4,5,6 [Ⓢ]	BATT+ [Ⓢ]	Batt+, Battery Positive Terminal. [Ⓢ]
7 [Ⓢ]	RTC [Ⓢ]	[Ⓢ]
8 [Ⓢ]	SMD [Ⓢ]	SMBus data interface I/O pin. [Ⓢ]
9 [Ⓢ]	SMC [Ⓢ]	SMBus clock interface I/O pin [Ⓢ]
10 [Ⓢ]	GND [Ⓢ]	Batt-, Battery Negative Terminal [Ⓢ]

Table 4. Function table for asynchronous operation^[1]

Input				Output	
\overline{SD}	\overline{RD}	CP	D	Q	\overline{Q}
L	H	X	X	H	L


Table 5. Function table for synchronous operation^[1]

Input				Output	
\overline{SD}	\overline{RD}	CP	D	Q_{n+1}	\overline{Q}_{n+1}
H	H	\uparrow	L	L	H
H	H	\uparrow	H	H	L


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
BATT CONN			
Size A3	Document Number		Rev
	Laduree-BDW 15.6"		1
Date:	Thursday, February 12, 2015	Sheet 43 of	102

20140812 Change Charge solution follow Reacher.




Main Func = 3D3V_5V



I/P cap: CHIP CAP C 10U 25V K0805 X5R/ 78.10622.51L
Inductor: CHIP IND 3.3UH PCMC063T-3R3MN Cynotec 28mohm/30mohm Isat =13.5Arms 68.3R310.20A
O/P cap:CHIP CAP EL 220U 6.3V M6.3*4.4 /Cheml-con/ 18mOhm / 79.22710.3KL
H/S:SIS412 / 24mOhm/30mOhm@4.5Vgs / 84.00412.037
L/S:SIS412 / 24mOhm/30mOhm@4.5Vgs / 84.00412.037





I/P cap: CHIP CAP C 10U 25V K0805 X5R/ 78.10622.51L
Inductor: CHIP CHOK 2.2U PCMC063T-2R2MN 18mohm/20mohm Isat =14Arms 68.2R210.20B
O/P cap:CHIP CAP EL 220U 6.3V M6.3*4.4 /Cheml-con/ 18mOhm / 79.22710.3KL
H/S:SIS412 / 24mOhm/30mOhm@4.5Vgs / 84.00412.037
L/S:SIS780 / 14.5mOhm/17.5mOhm@4.5Vgs / 84.00780.037

SSID = CPU.Regulator




RF

Close to PT4702



close to PL4701

NTC-10K-26-GP-U
69.60037.011
2nd = 69.60013.131


UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
TPS51622 CPUCORE(2/2)		
Size	Document Number	Rev
A3	Laduree-BDW 15.6"	1
Date: Thursday, February 12, 2015		
Sheet 47 of 102		


```
SSID = PWR.Plane.Regulator_1p05v
```

SY8208D for 1D05V



UMA

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	

SY8208D for 1D05V


Size A3	Document Number Laduree-BDW 15.6"
------------	---

Rev	1
-----	---

Date: Thursday, February 12, 2015


Sheet 48 of 102

SSID = PWR.Plane.Regulator 1p35v0p675v



MODE NO.	RESISTANCE BETWEEN MODE AND GND (kΩ)	CONTROL MODE	SWITCHING FREQUENCY (kHz)	DISCHARGE MODE
3	33	D-CAP2	500	Non-Tracking
2	22		670	
1	12		670	Tracking
0	1		500	



STATE	S3	S5	VREF	VDDQ	VTTREF	VTT
S0	HI	HI	ON	ON	ON	ON
S3	LO	HI	ON	ON	ON	OFF(High-Z)
S4/S5	LO	LO	OFF	OFF(Discharge)	OFF(Discharge)	OFF(Discharge)



UMA

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>	
Title	
<div>(Reserved)1D8V S0</div>	
Size	Document Number
A3	Laduree-BDW 15.6"
Date:	Rev
Friday, January 30, 2015	1
Sheet 50 of 102	

SSID = 1D5V_S0



UMA

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

1D5V S0

Size
A4

Document Number

Laduree-BDW 15.6"



Rev
1


Date: Thursday, February 12, 2015

Sheet 51 of 102

102


Touch Connector


[illegible]



Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

UMA

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CRT Board Connector			
Size	Document Number		Rev
A3	Laduree-BDW 15.6"		1
Date:	Friday, January 30, 2015		Sheet 53 of 102



Close to C5501/C5503, C5504/C5505, C5506/C5507

need change to 071.08625.0003

eDP_AUX_CPU_N	R5501	1	eDP	0R2J-2-GP	eDP_AUX_CPU_N_C	52
eDP_AUX_CPU_P	R5506	1	eDP	0R2J-2-GP	eDP_AUX_CPU_P_C	52
eDP_TX_CPU_P0	R5502	1	eDP	0R2J-2-GP	eDP_TX_CPU_P0_C	52
eDP_TX_CPU_N0	R5503	1	eDP	0R2J-2-GP	eDP_TX_CPU_N0_C	52
eDP_TX_CPU_P1	R5504	1	eDP	0R2J-2-GP	eDP_TX_CPU_P1_C	52
eDP_TX_CPU_N1	R5505	1	eDP	0R2J-2-GP	eDP_TX_CPU_N1_C	52




eDP/ LVDS co-lay

RLV_CFG : LVDS color depth and data mapping selection, internal pull down ~80K.
L : 8 bit LVDS VESA mapping
M : 8 bit LVDS JEIDA mapping
H : 6 bit LVDS both VESA and JEIDA mapping

RLV_LINK : LVDS signal link or dual link selection, internal pull down ~80K
L : signal link LVDS
H : dual link LVDS

SSID = SATA

SATA HDD Connector



UMA

緯創資通

Wistron Corporation


21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		
HDD / ODD / NGFF SSD		
Size	Document Number	Rev
A4	Laduree-BDW 15.6"	1
Date:	Thursday, February 12, 2015	Sheet 56 of 102


5	4	3	2	1
D				D
C				C
B				B
A				A


Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission


UMA

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
E-SATA		
Size A4	Document Number Laduree-BDW 15.6"	Rev 1
Date: Friday, January 30, 2015	Sheet 57 of	102





SSID = Wireless *Mini Card Connector(802.11a/b/g/n)*






UMA			
		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
WWAN CONN(Reserver)			
Size	Document Number		Rev
A3	Laduree-BDW 15.6"		1
Date:	Friday, January 30, 2015		Sheet 59 of 102




SSID = SATA SSD





power supply	3.3V
Active Power	50mA / 0.165W SAMSUNG 45mA/0.15mW Intel
Idle Power	43mA / 142mW SAMSUNG 22mA/75mW Intel



Power Button



Home Button











UMA

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
LED Bard/Power Button		
Size A4	Document Number Laduree-BDW 15.6"	Rev 1
Date: Thursday, February 12, 2015	Sheet 61	of 102

SSID = Key Board CN & TP CN



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

UMA



緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title	
-------	--

Size	Document Number	Rev
------	-----------------	-----

A3	Laduree-BDW 15.6"	1
----	--------------------------	----------


Date: Friday, February 13, 2015 Sheet 62 of 102






UMA

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		Title	
Hall Sensor		Laduree-BDW 15.6"	
Size A4	Document Number	Rev 1	Date: Thursday, February 12, 2015
Sheet 64 of 102		1	



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission


<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Dubug connector		
Size	Document Number	Rev
A4	Laduree-BDW 15.6"	1
Date:	Friday, February 13, 2015	Sheet 65 of 102




UMA

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title		
Reserve		
Size	Document Number	Rev
A3	Laduree-BDW 15.6"	1
Date:	Friday, January 30, 2015	Sheet 66 of 102

**To KBC
for HDD Protect**



**To Sensor HUB
for LCD angle**



Command	SAD[6:1]	SAD[0] = SA0	R/W	SAD+R/W
Read	010100	0	1	01010001 (51h)
Write	010100	0	0	01010000 (50h)
Read	010100	1	1	01010011 (53h)
Write	010100	1	0	01010010 (52h)

Command	SAD[6:1]	SAD[0] = SA0	R/W	SAD+R/W
Read	010100	0	1	01010001 (51h)
Write	010100	0	0	01010000 (50h)
Read	010100	1	1	01010011 (53h)
Write	010100	1	0	01010010 (52h)

5	4	3	2	1
D				
C				
B				
A				

UMA

Wistron Confidential document. Anyone can not
Duplicate, Modify, Forward or any other purpose
Application without get Wistron permission

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Thunderbolt (1/5)		
Size	Document Number	Rev
Custom	Laduree-BDW 15.6"	1
Date:	Friday, January 30, 2015	Sheet 68 of 102

5	4	3	2	1
D				
C				
B				
A				

UMA

Wistron Confidential document. Anyone can not
Duplicate, Modify, Forward or any other purpose
Application without get Wistron permission

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Thunderbolt (2/5)		
Size	Document Number	Rev
Custom	Laduree-BDW 15.6"	1
Date:	Friday, January 30, 2015	Sheet 69 of 102

5	4	3	2	1
D				
C				
B				
A				

UMA

Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Thunderbolt (3/5)

Size

Custom

Document Number

Laduree-BDW 15.6"

Rev

1

Date: Friday, January 30, 2015

Sheet 70 of 102



Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission


UMA


緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Thunderbolt (4/5)			
Size	Document Number	Rev	
Custom	Laduree-BDW 15.6"	1	
Date:	Friday, January 30, 2015	Sheet	71 of 102

5	4	3	2	1
D				D
C				C
B				B
A				A


Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
UMA application without get Wistron permission

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>Thunderbolt (5/5)</div>		
Size <div>A4</div>	Document Number <div>Laduree-BDW 15.6"</div>	Rev <div>1</div>
Date: Friday, January 30, 2015		Sheet 72 of 102





Crystal 27MHz			
HASONIC			82.30034.A61
HARMONY			82.30034.351

[illegible]Table 15-2. Resistance Mapping to Hex Values

NOTE: "N15V-GM" with Binary mode support, left Multi_Strap_Ref0_GND pin "NC";
All other N15x GPUs, connect Multi_Strap_Ref0_GND pin to GND per 40.2K resistor

Table 3-6. NVVDD Decoupling Footprint and Population

GPU Package Type	Capacitor Type	Footprint	Population	Location	Comments
GB2B-64 / GB2-64	4.7 μ F X6S	0603	10	Under GPU	
	1 μ F X6S	0402	4	Under GPU	
	47 μ F X5R	0805	1	Near GPU	
	22 μ F X5R	0805	1	Near GPU	
	4.7 μ F X5R	0805	5	Near GPU	
	330 μ F POS	7343	1	Near GPU	ESR: 6 m Ω











Table 3-9. DDR3 GPU-Side FBVDD and FBVDDQ Combined Decoupling

GPU Package Type	Capacitor Type	Footprint	Population	Location
GB2B-64/GB2-64	0.1 μ F X7R	0402	2	Under GPU
DDR3	1 μ F X7R	0603	2	Under GPU
	4.7 μ F X6S	0603	2	Under GPU
	10 μ F X5R	0805	1	Near GPU
	22 μ F X5R	0805	1	Near GPU



Data Bits 31:0 RANK 0







UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		
GPU-VRAM1,2 (1/2)		
Size	Document Number	Rev
A3	Laduree-BDW 15.6"	1
Date: Thursday, February 12, 2015		
Sheet 78 of 102		

Data Bits 63:32 RANK 0




UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title GPU-VRAM3,4 (2/2)


Size A3 Document Number Laduree-BDW 15.6" Rev 1

Date: Thursday, February 12, 2015 Sheet 79 of 102




UMA

<div><div>緯創資通</div><div>Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>RT8179A VGACORE(1/2)</div>		
Size <div>A4</div>	Document Number <div>Laduree-BDW 15.6"</div>	Rev <div>1</div>
Date: Friday, January 30, 2015		Sheet 80 of 102



UMA

<div><div>緯創資通</div><div>Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>RT8179A VGACORE(2/2)</div>		
Size <div>A4</div>	Document Number <div>Laduree-BDW 15.6"</div>	Rev <div>1</div>
Date: Friday, January 30, 2015		Sheet 81 of 102



UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

Laduree-BDW 15.6"

Rev

1

Date:

Friday, January 30, 2015

Sheet

84










of

102

5	4	3	2	1
D				D
C				C
B				B
A				A

Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
UMA application without get Wistron permission

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Switchable GFX LCD(2/2)		
Size A4	Document Number Laduree-BDW 15.6"	Rev 1
Date: Friday, January 30, 2015	Sheet 85	of 102



UMA

5	4	3	2	1
D				
C				
B				
A				

UMA

Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

NFC

Size

Document Number

Rev


Custom

Laduree-BDW 15.6"



1

Date: Friday, January 30, 2015

Sheet 87 of 102



20141022 SC - Ita




Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

UMA


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title			TPM	
Size	Document Number		Rev	
A4	Laduree-BDW 15.6"		1	
Date	Thursday, February 12, 2015		Sheet	88 of 102



Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

UMA

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<i>Finger Print</i>		
Size A4	Document Number Laduree-BDW 15.6"	Rev 1
Date: Friday, January 30, 2015	Sheet 89	of 102



3D3V_AUX_S5

R9001
100KR2J-1-GP

DY

R9002
100KR2J-1-GP

DY

C9001
SCD1U16V2KK-L-GP

DY

3RD = 84.2N702.W31
2ND = 84.07002.J31
84.2N702.J31
2N7002K-2-GP
Q9001

RES_DELAY_VDD

U9001
S-80925CNMC-G8VT2G-GP
DY
74.80925.ABF

>>> ECRST# 24

RES_DELAY_CD

C9002
SCD1U16V2KK-L-GP

DY

1uF 7sec
2.2uF 13sec


24.61 KBC_PWRBTN# >>>

UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Battery Reset		
Size A3	Document Number Laduree-BDW 15.6"	Rev 1
Date: Thursday, February 12, 2015	Sheet 90 of 102	


SENSOR HUB




According to HP request for lid angle detect during S3 mode. We are need to add new GPIO from EC to MCU PA9 to inform sensor hub current status of OS. We may need to refer this signal for periodically wake up to detect lid angle during S3 state.

OS mode	PA9 (Normal Low) from EC
S0	Low
S3	High

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission





Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

UMA


<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>	
Title	
Bottom Docking	
Size A	Document Number Laduree-BDW 15.6"
Date: Friday, January 30, 2015	Rev 1
Sheet 93	of 102

	A	B	C	D	E
4					
3					
2					
1					

Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

UMA

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Inter LAN WG1217LM</div>		
Size <div>A3</div>	Document Number <div>Laduree-BDW 15.6"</div>	Rev <div>1</div>
Date <div>Friday, January 30, 2015</div>	Sheet <div>94</div>	of <div>102</div>



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

UMA

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>	
Title	
LAN Switch	
Size A	Document Number Laduree-BDW 15.6"
Date: Friday, January 30, 2015	Rev 1
Sheet 95	of 102

A

B

C

D

E

4

3

2

1

Wistron Confidential document. Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

UMA

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
table of content			
Size A3	Document Number Laduree-BDW 15.6"		Rev 1
Date: Friday, January 30, 2015	Sheet	97	of 102

A



B

C


D


E

Intel-Power Up Sequence



SHARK BAY POWER UP SEQUENCE DIAGRAM





UMA

1



2

3

4

Size	Document Number	Rev
Custom	Laduree-BDW 15 6"	1

Contract type	g = 1	g = 2	g = 3	Contract type	g = 4	g = 5	g = 6	g = 7
				E				